



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/915,661	07/26/2001	Harm Peter Hofstee	AUS920010307US1	7329

35236 7590 01/14/2005

THE CULBERTSON GROUP, P.C.
1114 LOST CREEK BLVD.
SUITE 420
AUSTIN, TX 78746

EXAMINER

CONNOLLY, MARK A

ART UNIT PAPER NUMBER

2115

DATE MAILED: 01/14/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/915,661

Applicant(s)

HOFSTEE ET AL.

Examiner

Mark Connolly

Art Unit

2115

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 27 October 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 26 July 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date. _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claims 1-20 have been presented for examination.
2. Applicant's arguments with respect to claims 1-20 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-2, 6-8, 10-11, 14, 15 and 17-18 are rejected under 35 U.S.C. 102(b) as being anticipated by Buller et al¹ [Buller] US Pat No 5737171 and further in view of Thomas et al² [Thomas] US Pat No 5752011.

5. Referring to claim 1, Buller teaches the apparatus for reducing the rate of temperature change in a processing device due to a change in operational state for the processing device substantially including:

- a. a power transitioning arrangement for transitioning power dissipation in the processing device between a low power dissipation level and a high power dissipation level in response to a change in a power state signal, the high power dissipation level being relatively greater than the low power dissipation level [abstract].

¹ As cited by the applicant

² As cited in the previous Office Action

Art Unit: 2115

- b. a cooling system alternatively providing a low thermal impedance for the processing device and a relatively higher, high thermal impedance for the processing device [abstract].
- c. a cooling system controller for placing the cooling system at the high thermal impedance in conjunction with a transitioning from the high power dissipation level to the low power dissipation level, and for placing the cooling system at the low thermal impedance in conjunction with a transitioning from the low power dissipation level to the high power dissipation level [abstract].

Buller does not explicitly teach that the processing device is *gradually* transitioned.

Thomas explicitly teaches gradually transitioning the processor speed [col. 4 lines 49-55]. It would have been obvious to one of ordinary skill in the art at the time of the invention to include teachings of Thomas into the Buller system because Thomas teaches that by gradually transitioning the processor speed, “the processing speed can be maximized for a given temperature without risking processor overheating” [col. 4 lines 53-55]. Although, Thomas explicitly teaches gradually decreasing the processing speed, it should be apparent from Figure 2 that as the heat from the processor decreases, the processing speed would gradually increase in accordance with the temperature drop within the processor since Thomas teaches that speed and temperature are directly related.

6. Referring to claim 2, Thomas teaches that a change in the thermal impedance should occur before a transition in the power state. Doing this would allow a high power mode to be sustained for a longer period of time thus inherently delaying a reduction in frequency due to high temperature [col. 8 lines 50-56].

Art Unit: 2115

7. Referring to claim 6, Buller teaches a high power level corresponding to a maximum clock rate and a minimum power level corresponding to a sleep clock rate [fig. 3 and col. 3 lines 47-57].
8. Referring to claim 7, Buller teaches that the cooling system comprises a heat sink and a fan positioned over the heat sink [fig. 1].
9. Referring to claim 8, the RUN/SLEEP signal is interpreted as an awake/asleep signal [col. 3 lines 49-51]. In addition, it is inherent that the cooling system would be powered by a system power supply and that the system power would be supplied to the cooling system when the system is active and not supplied to when the cooling system is off. This is also interpreted as a power on/off signal for a processing device.
10. Referring to claim 10, Buller teaches the invention substantially including:
 - a. transitioning from a high power state to a low power state in response to a change in a high power state signal to a low power state signal and also for transitioning from a low power state to a high power state in response to a change in a low power state signal to a high power state signal [abstract].
 - b. a cooling system providing alternate thermal impedance states for transferring heat from the processing system, the thermal impedance states including a high thermal impedance state and a relatively lower, low thermal impedance state [abstract].
 - c. a cooling system controller operably connected to the cooling system for changing the thermal impedance state of the cooling system from the high thermal impedance state to the low thermal impedance state in response to a change from the low power state signal to the high power state signal, and for changing the thermal impedance state of the

Art Unit: 2115

cooling system from the low thermal impedance state to the high thermal impedance state in response to a change from the high power state signal to the low power state signal [abstract].

Although Buller does not explicitly teach that the transitioning between a high and low power mode is directly related to transitioning between a high and low speed clock rate, Buller teaches that clock rate is directly related to performance and power dissipation [col. 1 lines 21-29]. Because the Buller system transitions between a high and low power state and because Buller teaches that clock rate is directly related to performance and power dissipation, it is inherent in the Buller system that a transition to a high power state would include transitioning the system clock to a high clock rate and that a transition to a low power state would include transitioning the system clock to a low clock rate.

Buller does not explicitly teach that the processing device is *gradually* transitioned. Thomas explicitly teaches gradually transitioning the processor speed [col. 4 lines 49-55]. It would have been obvious to one of ordinary skill in the art at the time of the invention to include teachings of Thomas into the Buller system because Thomas teaches that by gradually transitioning the processor speed, “the processing speed can be maximized for a given temperature without risking processor overheating” [col. 4 lines 53-55]. Although, Thomas explicitly teaches gradually decreasing the processing speed, it should be apparent from Figure 2 that as the heat from the processor decreases, the processing speed would gradually increase in accordance with the temperature drop within the processor since Thomas teaches that speed and temperature are directly related.

Art Unit: 2115

9. Referring to claims 11, 14 and 15, these are rejected on the same basis as set forth hereinabove.

10. Referring to claim 17 and 18, this is rejected on the same basis as set forth hereinabove. Buller and Thomas teach the system and apparatus and therefore teach the method performed by the system and apparatus.

11. Claims 4, 9, 12 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Buller and Thomas as applied to claims 1-2, 6-8, 10-11, 14, 15 and 17-18 above and further in view of Kim US Pat No 6009005.

12. Referring to claim 4, Kim teaches that the input clock can be output from the frequency divider without being divided [col. 6 lines 2-4]. This is interpreted as a frequency divider bypass because the frequency divider is directly outputting the clock without operating on it. It would have been obvious to one of ordinary skill in the art to include teachings of Kim into the Buller-Thomas system require a means to adjust a clock but while still allowing the clocks maximum frequency to be output and the teachings of Kim provides those means. Furthermore, it is obvious that the clock in the Buller-Thomas-Kim system is a system clock because it is being used to put the system into either a high power mode or a low power mode.

13. Referring to claim 9, it is obvious that when the bypass signal is received, that the Buller-Thomas-Kim system would operate at a high power level substantially immediately due to the fact that the output clock from the frequency divider would be at a maximum rate. The bypass signal is interpreted as being the signal sent to the frequency divider (128) from the controller (126) in Kim.

Art Unit: 2115

14. Referring to claims 12 and 16, these are rejected on the same basis as set forth hereinabove.

15. Claims 3, 5 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Buller and Thomas as applied to claims 1-2, 6-8, 10-11, 14, 15 and 17-18 above, and further in view of Bailey et al [Bailey] US Pat No 6654898.

16. Referring to claims 3 and 5, although the Buller-Thomas teaches a system for reducing heat on integrated circuit packages (IC) within a host system, wherein the host system has different power modes; neither Buller nor Thomas is not specific on any details regarding the host system. Bailey teaches that communication within the host system must occur wherein different IC's within the host system operate using different clocks [col. 1 lines 21-31]. Bailey teaches a means to produce the required clock frequencies using a plurality of clock dividers and dividing a system clock [figs. 1 and 2A and col. 5 lines 4-9]. Bailey further teaches a controlling means to control the clock signals depending on a certain power state [206 fig. 2A]. It would have been obvious to include the teachings of Bailey into the Buller-Thomas system because it provides a way for the IC's in the Buller-Thomas system to communicate while still maintaining compatibility with different power modes.

17. Referring to claim 13, this is rejected on the same basis as set forth hereinabove.

18. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Buller and Thomas as applied to claims 1-2, 6-8, 10-11, 14, 15 and 17-18 above, and further in view of Ganfield et al [Ganfield] US Pat No 5815694.

Art Unit: 2115

19. Referring to claim 19, the Buller-Thomas system teaches transitioning between different power modes, wherein each power mode is related to a particular clock rate, as explained above. In summary, the Buller-Thomas system teaches that a clock is adjusted in response to a change in the power mode. The Buller-Thomas system though does not explicitly teach how the clock is transitioned. Ganfield explicitly states that a clock has to be transitioned gradually in order to “avert adverse consequences” [col. 1 lines 32-35]. Therefore it would be obvious to transition the clock in the Buller-Thomas system gradually in order to avoid any adverse consequences associated with adjusting a clock frequency.

20. Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Buller and Thomas as applied to claims 1-2, 6-8, 10-11, 14, 15 and 17-18 above, and further in view of Lee et al [Lee] US Pat No 5414863.

21. Referring to claim 20, it is well known in the art that computer systems comprises a plurality of processing elements and it is interpreted that the Buller-Thomas system is no exception. Although the Buller-Thomas system teaches the system transitioning between different power modes, it is not explicitly taught the process of transitioning an entire system into a different power mode. Lee teaches that different portions of the system should be transitioned in different stages to avoid power surges, damaging due to incorrect biasing and to decrease power usage [abstract, col. 4 lines 55-56 and col. 6 lines 3-10]. It would have been obvious to one of ordinary skill in the art to modify the power dissipation of the different processing elements at different times in order to minimize power surges and damaging to components due to incorrect biasing and to minimize power usage as taught by Lee.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mark Connolly whose telephone number is (571) 272-3666. The examiner can normally be reached on M-F 8AM-5PM (except every first Friday).


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C Lee can be reached on (571) 272-3667. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2115

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mark Connolly
Examiner
Art Unit 2115

mc
January 10, 2005



THOMAS LEE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100